INTRODUCTION
Recently, the bidirectional dc-dc converter has been focused on because of the huge demand for diversification of power supply network including battery. The DAB dc-dc converter is one of the most popular circuits for bidirectional applications because of its simple structure. Some examples are for UPS [1] , for automotive [2] - [4] and for energy storage system [5] . The one of the feature is achieving zero volt switching (ZVS) in natural operation. However, hard switching and/or power efficiency at light load condition is the intrinsic problem [6] . Some research have been done to solve the problem, for instance, use of resonant type
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Nagasaki University 1-14 Bunkyo-machi Nagasaki-shi, Nagasaki, Japan sy2@nagasaki-u.ac.jp converter with snubber circuit [7] , silicon carbide (SiC) power device and new magnetic materials [8] , and Quasi ZCS operation with LC filter [9] . Furthermore by applying switching modulation, DAB converter works in wide range of input voltage and load condition [10] - [12] . These objectives of switching modulation controls are to regulate voltage and satisfY load variation [10] , to expand soft switching region [11] , and minimize the total power losses [12] . However, the problem of switching surges reduction was not addressed. In [13] , the novel switching surge reduction technique is proposed and confirmed with some analysis and experimental results. And also, the results of power efficiency improvement of the light load were described. In this paper, the detailed analysis of the technique is described and confirmed with some experiments. converter. Fig. 2 shows the operating waveforms with the conventional operation [14] . In the conventional operation, the output power is operated by the phase-shift shown as rp between the primary voltage Vp and secondary voltage Vs of transformer. Fig. 3 shows the phasor diagram. Vp, Vs, VL, and I are phasor symbols for Vp, VS, VL, i, respectively. When Vs is lagging Vp in forward power flow mode ( Fig. 3 (a) and (b)), and when Vs is leading Vp, it is operated in reverse power flow mode (Fig. 3 (c) ).
II. CONVENTIONAL OPERATION OF A DAB DC-DC
The output power Po can be obtained as
The output power can be controlled with the phase difference rp. The waveform of the current i is changed by the load condition. In this paper, current i crossed the zero line in the state 2 is defined as a light load, and current i crossed the zero line in the state 1 is defined as a heavy load as shown in Fig. 2 .
III. INTRINSIC SURGES PROBLEM OF A DAB DC-DC CONVERTER
As mentioned in above, well known problem of a DAB DC-DC converter is hard switching in the light condition. However, previous researches haven't been addressed about the switching surges problem. It is caused by the reverse recovery effect of the diode. Fig. 4 shows qJ -Po. The switching surges occur at light load range of this figure.
Fig . 5 shows the generation mechanism of switching surges when Vin > VOlIt. 
Vin=250V
T/8 T/4 Phase difference, rp rp -P" (Vin=150V) [13] . Commonly, to protect the switches from the switching surges, snubber circuit are applied. However, the power loss at the snubber circuit can't be ignored at the light load condition. The other way, the resonant converter type is also popular, but the additional components are needed [9] .
IV. PROPOSED OPERATION METHOD
We have proposed the software-based compensation method for basic DAB dc-dc converter topology. It can be reduce the switching surges at the light load, without any of additional circuits such as the snubber circuits or resonant circuits [13] . Fig. 6 shows idealized waveform of the pro posed operating method. When Vin < VOUb as it can be seen from the waveforms, the direction of primary side current of transformer i during each on-time of Ql and Q2 is restricted to avoid the crossing the zero line. Due to the restriction, the zero-current-switching can be realized for Ql and Q2, respectively. The ideal static analysis has been done as follows. This converter has six operational states in one switching period for each of the buck and boost mode operation, respectively. The each element is treated as ideal in equivalent circuit.
The detailed description of the ideal circuit is revealed in a previous paper [13] . Therefore, only the results are shown in this paper.
A. Buck Mode Operation in Light Load
In buck mode, the primary side switches Ql and Q2 are turned-on twice in the period. Firstly, Ql and Q2 are turn-on at t = 0 and T/2. Secondly, they are turn-off at t = A and Ti2 + A. Thirdly, they are turn-on at t = cp and Ti2 + cp. Fourthly, they are turn-off at t = Ti2 and Ts.
A is calculated as
--The conventional operation :
--The proposed operation In boost mode, the secondary side switches Q3 and Q4 are turned-on twice in the period. Firstly, Q3 and Q4 are turn-on at t = rp and T/2 + rp, respectively. Secondly, they are turn-off at t = Band T/2 + B. Thirdly, they are turn-on at t = T,I2 and O. Fourthly, they are turn-off at t = T,I2 + rp and rp.
B is calculated as (3) c.
Output Power Control in Light Load
The ideal analysis for both of buck and boost mode operation can be done for power. For the ideal analysis result, the output power Po can be obtained as
In buck mode, X = A, and in boost mode, X = !p.
D. Output Power Control in Heavy Load
In the light load, with the output power increasing, the periods of which all switches turned OFF (A � rp, 7r + A � n + rp, B � n, n + B � 2n) becomes shorter. A equal to rp or B equal to n is the boundary between light load and heavy load. Therefore, in the heavy load condition, the only conventional phase-shift operation is active. From the results, it can be seen that it is possible to control the output power seamlessly despite of the load condition. Relationship rp and Po of conventional and proposed operation is shown in Fig. 7 .
E.

Puls e Generating Method
Fig. 8 and Fig. 9 show the generating mechanism of proposed driving signal. As mentioned above, the gate signal is the combination of the phase shift signal and the masked signal. The mask width is calculated and controlled by (2 ) and (3), respectively.
V. Loss INCLUDED ANALYSIS OF CONVENTIONAL OPERATION
Equation of the output power (1) was equation for the ideal state without consideration of the conduction loss of the body diode and switch and the parasitic resistance of the transformer. This chapter will be described analysis of static characteristics in consideration of these losses. In order to analyze and make some definitions, in the operation waveform of Figure 2 , both of light load and heavy load can be divided into four states. Since the basic operation of two half cycles are symmetric, only the first half cycle is explained. To analyze the characteristics of the circuit, Extended State-Space Averaging Method [16] is applied.
In order to simplifY the loss analysis, loss is defined as rloss Equivalent circuits corresponding to each state in buck mode operation are shown in Fig.9 , where V o is the low-frequency component of Vo.
For analysis, solving for iL and ie, In Fig. 9(a) , Voltage law of the circuit is
Integration of eq. (5) is
Linear approximation of eq. (6) is
Using eq. (5) and (6),
2L + r los.,! 2L + r los.,!
In addition, the current law is expressed as (10)
In one cycle in the steady state, the current flowing through the leakage inductance is positive and negative symmetry operation. The operation of the state3 and State4 is equivalent to positive and negative symmetry to the operation of the state I and state2 Therefore, the analysis was performed only for half cycle.
Since the conventional operation of two half cycles are symmetric, (12) It is possible to determine the initial value of the circuit using the eq. (12). 
while a = 2ro L + r, o ,; /P , /3= 2ro L-r,o;;rp , r = 4ro L+2Iio..{Jr-rp) and A = 4 ro L -2r,o,,(Jr -rp).
The results of static characteristics are obtained by letting
The output power Po is When the r l oss = 0 in equation (16), is found to be obtained the same equation as the equation (1). Fig.10 shows the characteristics of changing the value of r l oss ' We can see the effect of r l oss on the output power Po by Fig.10 .
VI. Loss INCLUDED ANALYSIS OF PROPOSED OPERATION
To analyze the characteristics of the circuit, Extended State-Space Averaging Method [16] is applied again. The analysis has been done for each of buck mode and boost mode operation, respectively. In order to simplifY the loss analysis, loss is defined as r l oss.
A. Buck Mode Operation
Equivalent circuits corresponding to each state in buck mode operation are shown in Fig. 11 , where v 0 is the low- Fig. 6 (a) . For ease of analysis, the calculation has been performed in a half of the switching period because of the symmetric behavior of the circuit topology.
For analysis, solving for iL and ie, for 0::; t ::; A (state 1)
. _ 2(Vin + vo� _ 2L-r lm ;t. ( 0 ) .
. Vo 
The average value of i in each state is calculated with Hence,
The results of static characteristics are obtained by letting dV o I dt = O. And using Da T s =A,
Boost Mode Operation
Equivalent circuits corresponding to each state in boost mode operation are shown in Fig. 12 . For analysis, equation is formularized for each state. Da =( cP -O)/T" Db= (B -cp)/T s and Dc =( cp -B)/T s in Fig. 6 (b) .
For O:c:; t :c:; qJ (state 1)
.
. Vo for qJ:C:; t:c:; B (state 2)
for B:C:; t:c:; 7r (state 3) (37)
From Fig. 6 , it is clear that Da +�+Dc =I/2, and iL( B) = O. Using the preceding relationships
Hence, 
In order to select the value of r I oss, we perform some experiments with the prototype circuit. The main circuit is DAB dc-dc converter without additional circuits like snubber circuit. We had closed-loop-operation experiments with DSP TI TMS320F28335. And, also the value of A and B are manually supplied in this experiment. Experimental parameters are shown in Table I . Dead time of each switch is set as Ifls.
A. Power Efficiency Fig. 13 shows the power efficiency results for the both of the conventional and the proposed operation. It can be seen that the power efficiency of buck mode can be apparently improved by up to 37% using the proposed operation at IOOW as shown in Fig. 13 (a) . It can be seen that the power efficiency of boost mode can be apparently improved by up to 30% at lOOW as shown in Fig. 13 (b) .
B. Estimating the Value of Loss
Fig. 14 shows rp -Po of analysis and experimental results. The value of r l oss for the conventional operation is for the analysis is set to 2.0n. The value is the measurement result of series resistance rs of the transformer as shown in Table I measured with LCR meter Agilent 4263B.
The value of r l oss for the proposed operation is calculated with averaged equivalent resistance with the averaged power calculation describe below.
where D is the conduction time ratio of switching term in no load condition and T is the half of switching term.
From the calculation results, r l oss of the proposed operation is calculated as the averaged equivalent resistance as 
From the result of our optional experiment, D is obtained as 0. 5 ohm. Therefore, the r l oss for the proposed operation is set as 0.25 ohm.
Comparing loss including analysis and experimental results, the root mean square was in 4% both of boost mode and buck mode. 
VIII. CONCLUSION
By the analysis of the circuit operation and the some experiments, the validation of the proposed operation for DAB dc-to-dc converter is revealed. Form the analysis, Po can be calculated with the loss included analysis for both of the conventional and the proposed technique. The analysis results are well matched with the experimental results. Applying the two modes which are proposed operation in light load and conventional operation in heavy load, the circuit can be operated in the full load range. 37% maximum power efficiency improvement can be confirmed at light load. 
